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ABSTRACT
Emerging computing architectures such as near-memory comput-
ing (NMC) promise improved performance for applications by re-
ducing the data movement between CPU and memory. However,
detecting such applications is not a trivial task. In this ongoing
work, we extend the state-of-the-art platform- independent soft-
ware analysis tool with NMC related metrics such as memory en-
tropy, spatial locality, data-level, and basic-block-level parallelism.
These metrics help to identify the applications more suitable for
NMC architectures.
CCS CONCEPTS
• Software and its engineering→ Dynamic analysis.
KEYWORDS
Application characterization, LLVM IR, Memory, Parallelism, Near-
Memory Computing
1 INTRODUCTION
With the demise of Dennard scaling and slowing of Moore’s law,
computing performance is hitting a plateau [5]. Furthermore, the
improvements in memory and processor technology have grown
at different speeds, which is infamously termed as the memory
wall [11]. Additionally, the current big-data era, where data is being
generated in a massive amount and across multiple domains, has
created a demand for novel memory-centric designs rather than
conventional compute-centric designs [9].
Therefore, it has been made even more crucial for computer
designer understand the characteristics of these emerging applica-
tions to optimize future systems for their target workloads. Among
the different approaches that have been used in the past for applica-
tion characterization, a micro-architecture independent approach
provides more relevant workload characteristics than by using e.g.
HW performance counters. In this scope, the platform-independent
software analysis tool PISA [1] was developed. PISA is capable of
extracting results in a true micro-architecture agnostic manner, by
utilizing the LLVM compiler framework Intermediate Representa-
tion (IR). Therefore, we extend the capabilities of PISA to extract
NMC related characteristics.
The rest of the paper is organized as follows: Section 2 presents
the background information concerning the tool and the related
works. In Section 3 we describe the characterization metrics we
embedded into PISA. In Section 4 we show and discuss the charac-
terization results. Finally, Section 5 concludes this paper.
2 BACKGROUND AND RELATEDWORK
PISA is based on the LLVMCompiler framework. It uses an interme-
diate representation (IR), which is generated from the application
source using a clang front-end, to represent the application code
in a generic way. This IR is independent of the target architecture
and has RISC-like instruction set. Therefore, these features can
be used to perform application analysis or optimization using the
opt tool. LLVM’s IR has a hierarchical structure: a basic-block that
consists of instructions and represents a single entry and single exit
section of code; a function that is a set of basic-blocks; and amodule
that represents the application and contains functions and global
variables.
LLVM IR
instrumented
analysis
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LLVM libs
binary code
clang
mem2reg
opt
linking process
int main() {
int i, n;
hw-agnostic
properties
LLVM IR
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Figure 1: Overview of the Platform-Independent Software
Analysis Tool [1].
PISA’s architecture is shown in Figure 1. Initially, the application
source code, e.g. C/C++ code, is translated into the LLVM’s IR.
PISA exploits the opt tool to perform LLVM’s IR optimizations
and to perform the instrumentation process using an LLVM pass.
This process is done by inserting calls to the external analysis
library throughout the application’s IR. The last step consists of
a linking process that generates a native executable. On running
this executable, we can obtain analysis results for specified metrics
in JSON format. PISA can extract metrics such as instruction mix,
branch entropy, data reuse distance, etc.
The analysis reconstructs and analyzes the program’s instruction
flow. This is possible because the analysis library is aware of the
single entry and exit point for each basic-block. All the instructions
contained in the basic-block are analyzed using the external library
methods. Moreover, PISA supports the MPI and OpenMP standards
allowing the analysis of multi-threaded and multi-process appli-
cations. The tool’s overhead depends on the analysis performed.
On average the execution-time increases by two to three orders of
magnitude in comparison to the non-instrumented code. However,
since the analysis is target-independent, this has to be performed
only once per application and dataset.
Considerable effort has been already spent in realizing platform
independent characterization tools. Cabezas [3] proposed a tool
that can extract different features from workloads but has many
limitations: the compiler community no longer supports the LLVM
ar
X
iv
:1
90
4.
08
76
2v
1 
 [c
s.D
C]
  1
8 A
pr
 20
19
interpreter, and the target applications should be single threaded.
Another tool has been developed by Shao et al. [10]. It can extract
interesting metrics such as memory entropy and branch entropy.
However, this tool has some limitations: it is based on the IDJIT
IR (just-in-time compilation) that has compatibility problems with
OpenMP and MPI, thus being limited to sequential applications.
The state-of-the-art tool (called PISA) in workload characterization
was presented by Anghel et al. [1]. PISA can analyze multi-threaded
applications supporting the OpenMP and the MPI standards. PISA
can extract the metrics such as instructionmix, branch entropy, data
reuse distance, etc.We extended PISAwithmetrics directed towards
NMC such as memory entropy and spatial locality, data-level and
basic-block-level parallelism.
3 CHARACTERIZATION METRICS
In this section we present the metrics we integrated into PISA. We
focus on the memory behaviour, which is essential to decide if an
application should be accelerated with a NMC architecture, and on
the parallelism behaviour, which is crucial to decide if a specific
parallel architecture should be integrated into an NMC system.
3.1 Memory entropy
The first metric related to memory behavior that we added is the
memory entropy. The memory entropy measures the randomness
of the memory addresses accessed. If the memory entropy is high,
which means a higher cache miss ratio, the application may benefit
from 3D-stackedmemory because of the volume of datamoved from
the main memory to the caches. In information theory, Shannon’s
formula [8] is used to capture entropy.
We embed in PISA, the formula defined by Yen et al. [12]. They ap-
plied Shannon’s definition tomemory addresses:Memory_entropy =
−∑2ni=1 pˆ(xi )loд2pˆ(xi ), where xi is a n-bit random variable, pˆ(xi ) is
the occurrence probability for the value xi and 2n is the number of
values that xi can take. pˆ(xi ) is defined by: pˆ(xi ) = 1d
∑d
j=1 I (aj =
xi ) where I (aj = xi ) = 1 i f (aj = xi ), 0 otherwise and 0loд0 = 0.
In the last formula the addresses are represented as {aj }dj=1,
where d is the number of different addresses accessed during the
execution. Each address is in the range [0, 2n−1], where n is the
length of the address in bits. If every address has the same occur-
rence probability the entropy is n; if only one address is accessed
the entropy is 0. Otherwise the entropy is within 0 and n. The
memory entropy metric does not distinguish whether the accesses
contain sequential patterns or random accesses. Therefore we need
additional metrics, like spatial locality.
3.2 Data reuse distance for multiple cache-line
size and spatial locality
Data reuse distance or data temporal reuse (DTR) is a helpful met-
ric to detect cache inefficiencies. The DTR of an address is the
number of unique addresses accessed since the last reference of
the requested data. This metric is present in the default frame-
work. However, the tool could compute it only for a fixed cache
line size, which represents the address granularity. We extend the
DTR computation and compute it starting from the word size to
the value selected by the user. This extends the available analysis
opportunities e.g. we use it to compute the spatial locality metric.
Spatial locality, which measures the probability of accessing
nearby memory locations, can be derived from DTR. We extend
PISA with the spatial locality score inspired by Gu et al. [6]. The key
idea behind this spatial locality score is to detect a reduction in DTR
when doubling the cache line size. To estimate the spatial locality
in a program two elements are fundamental: 1) histograms of data
reuse distance for different cache line sizes, 2) distribution maps to
keep track of changes in DTR for each access doubling the cache
line size. Histograms are used to compute the DTR distribution
probability for different cache-line sizes. In [6] the reuse signature
has been defined as a pair < R, P >, where R is a series of consecu-
tive DTR ranges of bins, represented as: ri = [di ,di+1). These bins
are a logarithmic progression defined as: di+1 = 2di (i ≥ 0). P is the
distribution probabilities pi of the bin ri . This reuse signature is
used later to normalize the results.
The next step consists of building a distribution map. This map
keeps track of each change in the DTR for every access. The distri-
bution map has i rows representing the bins using a cache line sizeb
and j columns representing the bins using a doubled cache line size
2b. Each cell is the probability pi j of the bin i using a cache line size
b to change in a bin j using a cache line size 2b. Differently from [6]
we compute the sum of the cells in a row where i < j . We do that
because we want to express all the changes in data reuse distance.
The spatial locality score for the bin i is: SLQ(i) = ∑j<ij=0 pi j .
To compute the spatial locality score related to a pair of cache
line sizes < b, 2b > we first compute the absolute values of the
weighted sum that uses the probabilities pi included in the reuse
signature and then use the formula proposed by [6] to calculate
the total score, which is the logarithmic weighted sum of absolute
values: SLQ =
∑
all b |
∑
all i SLQb (i)pbi |2−b∑
all b 2−b
.
The weighted score gives more importance to lower cache line
sizes pairs. Nevertheless, this can be interpreted as higher relevance
of these lower pairs because bigger cache line sizes bring massive
data transfers. Usually, application with low spatial locality perform
very bad on traditional systems with cache hierarchies because a
small portion of data is utilized compared to the data loaded from
the main memory to the caches.
3.3 Data-level parallelism
Data-level parallelism (DLP) measures the average length of vector
instructions that is used to optimize a program. DLP could be inter-
esting for NMC when employing specific SIMD processing units in
the logic layer of the 3D-stacked memory.
PISA can extract the instruction-level parallelism for all the
instructions (see Figure 2, CFG on the left) and additionally per
instruction category such as control, memory, etc. (see Figure 2,
CFG in the center). As shown in the CFG on the right in Figure 2, we
extract the ILP score per opcode and call it as ILPspecialized,opcode
where opcode can be load, store, add, etc. This metric represents
the number of instructions with the same opcode that could run
in parallel. Next, we compute the weighted average value for DLP
using the weighted sum over all opcodes of ILPspecialized,opcode. The
weights are the frequency of the opcodes calculated by dividing the
number of instructions per code with the number of instructions.
2
DLPavд =
∑
opcode ILPspecialized,opcode
#instructionsopcode
#instructions
As the register allocation step is not performed at the level of in-
termediate representation, it is not possible to take into account the
register consecutiveness in this score. However, we want to show
the optimization opportunities for compilers distinguishing be-
tween consecutiveness of load/store instruction addresses. We rep-
resent this with two scores: DLP1 without address consecutiveness;
DLP2 with addresses consecutiveness into account. To compute
them we use the previous formula changing the ILPspecialized,opcode
value for loads and stores.
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Figure 2: Usually to compute ILP it has been used the control
flow graph (CFG), left side. The CFG in the center is used to
compute the ILP per type of instructions. On the right our
per opcode specialized CFG.
3.4 Basic-block level parallelism
A basic-block is the smallest component in the LLVM’s IR that can
be considered as a potential parallelizable task. Basic-block level
parallelism (BBLP) is a potential metric for NMC because it can
estimate the task level parallelism in the application. The parallel
tasks can be offloaded to multiple compute units located on the
logic layer of a 3D-stacked memory.
To estimate BBLP in a workload, we develop a metric similar
to ILP and DLP. It is based on the assumption that a basic-block,
which is a set of instructions, can only be executed sequentially.
Since loop index count could put an artificially tight constraint on
the parallelism, we assume two different basic-block scheduling
approaches (see Figure 3): 1) all the dependencies between basic-
block are considered; 2) we consider a smart scheduling, assuming
a compiler that can optimize loop index update dependencies. The
difference between the two approaches can give an idea, as in
the DLP case, of the optimization opportunities for compilers. We
compute the two scores derived from the two scheduling options
using the following formula: BBLPavд = #instructionsMaxIssueCycleBBLP , where
MaxIssueCycleBBLP represents the cycle of the last executed in-
struction using the proposed scheduling approaches (red numbers
in Figure 3(b,c)). #instructions represent the total number of instruc-
tions (see Figure 3.a).
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Figure 3: BBLP/PBBLP methodology: a) example of LLVM
dynamic trace; b) real scheduling for BBLP computation tak-
ing in account all dependencies; c) simplified scheduling for
BBLP computation not taking in account dependencies such
as loop index update (in a) dependency between instruction
15 and 17); d) PBBLP values for each basic block (second and
third block are a repeated basic block, since there is only a
loop index dependecy, the PBBLP is equal to 2).
We also aim to estimate the presence of data parallel loops. Data
parallel loops consists of basic-blocks that are repeated without any
dependencies among their instances. A fast and straightforward
estimation can be done by assigning a value to each basic-block be-
tween 1 and the number of instances. When a basic-block has only
one instance or all its instances have dependencies among them the
score is 1. Instead, when all its instances don’t have dependencies
among them the value is maximal and equal to the number of in-
stances. Contrariwise, the score is within the range described above.
Other assumptions we made are: skip index update dependencies
and omit basic-blocks that are used only for index update.
After assigning a score to each basic-block (PBBLPBB ), we com-
pute the weighted average value for PBBLP using the weighted
sum over all scores (PBBLPBB ). The weights are the frequency
of the basic-block instances calculated by dividing the number
of instances per basic-block with the number of total instances.
PBBLPavд =
∑
BB PBBLPBB
#instancesBB
#instancestotal . Since this metric is an
estimation we call it as potential basic-block level parallelism (PB-
BLP).
4 CHARACTERIZATION RESULTS
We present the the characterization results of selected applications
from PolyBench [7] and Rodinia [4] benchmarks (see Figure 4) em-
ploying the proposed metrics. Memory entropy, in Figure 4.a, is
strictly related to the dimension of the address space accessed by
a workload. Indeed, applications with larger address space have
higher entropy because they are accessing many different addresses.
We also plot memory entropy changes at different granularity cut-
ting the least-significant bits (LSBs) of the address to represent
larger data access granularity. Furthermore, we highlight in Ro-
dinia’s applications the cut of 2 LSBs because they are accessing
integer (4Byte locations). We notice that applications like bp and
3
gramschmidt have higher values of entropy and they should bene-
fit from NMC architectures. Contrariwise, the other applications
have similar values except for cholesky, bfs and kmeans.
Related to memory behavior, we show in Figure 4.b the spatial
locality of the workloads. As expected, we can distinguish different
behaviors among the benchmarks. bp and gramschmidth show an
interesting behavior with high entropy and low spatial locality.
For instance, in gramschmidt accesses to the matrix are done by
column and diagonally. However, the matrix allocation is done in a
row-major order. These applications should be good candidates for
NMC because they use a large address space with low locality. An
opposite trend is detected for cholesky, where the entropy is one
of the lowest value and the spatial locality is the highest value.
A considerable amount of applications show a spatial locality
lower than 0.25 and they should benefit from NMC systems. How-
ever, applications with high spatial locality like cholesky could
also benefit from NMC mostly when increasing the data-set and
consequently moving more data off-chip and exploiting SIMD ar-
chitectures.
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Figure 4: Application characterization results:(a) Memory
Entropy; (b) Spatial Locality; (c) Parallelism.
Figure 4.c shows the parallelism characterization of workloads.
As expected in the Berkeley dwarfs for the data-level parallelism
analysis [2], matrix multiplication based algorithms show the high-
est values. Moreover, the difference between the two proposed DLP
scores seems to be very limited. Only small variations can be no-
ticed, for instance in trmm and syrk. Here, the difference is due to
loads/stores with non-sequential accesses and could be improved by
a compiler exploiting data mapping techniques. Instead the BBLP
scores show a significant difference for cholesky and limited differ-
ences for bfs and syrk. These results highlight possible parallelism
optimizations that can be performed by compilers.
Finally, the PBBLP score tries to highlight the presence of data
parallel loops and gives an estimation of how much parallelism
can be achieved using vectorization or loop unrolling strategies.
Applications with high level of parallelism could benefit from NMC
systems that provided multicores or SIMD architectures in the logic
layer on top of the 3D-stacked memory.
5 CONCLUSIONS
Emerging computing architectures in their first stages of develop-
ment such as near-memory computing (NMC) lack proper tools
for specialized workload profiling. In this scope, we have extended
PISA, a state-of-the-art application characterization tool, with NMC
related metrics. Particularly, we have concentrated on analyzing the
memory accesses and parallelism behaviors: data-level parallelism,
basic-block level parallelism, memory entropy, and spatial locality.
In a separate work we will explain the correlation between the
proposed metrics and the performance on an NMC system.
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